Staging memory for massively parallel processor by Batcher, Kenneth E.
United States Patent 1191 [11] Patent Number: 4,727,474 
Batcher [45] Date of Patent: Feb. 23, 1988 
STAGING MEMORY FOR MASSIVELY 
PARALLEL PROCESSOR 
Inventor: Keanetb E. Batcher, Stow, Ohio 
Assignee: Lord Corporation, Akron, Ohio 
Appl. No.: 468,028 
Filed: Fcb. 18,1983 
Int. CI.4 .............................................. G06F 15/62 
us. a. .................................................... 364/200 
Field of SeYd ... 364/200 MS File, 900 MS File, 
364/514, 516, 518; 358/10, 11, 12; 340/750, 
799, 801; 382/44-46 
ReferenceJ Clted 
U.S. PATENT DOCUMENTS 
3,800,289 3/1974 Batcher ............................... 364/ZCKl 
3,810,112 5/1974 Aho ..................................... 364/900 
3,812,467 5/1974 Batcher ............................... 364/9# 
3,936,806 VI976 Batcher ............................... 364/200 
4,030,078 6/1977 Kluge .................................. 364/900 
4,065,808 W1977 Schombcrg ......................... 364/200 
4,161,036 7/1979 Morris ................................. 364/900 
4,168,488 9/1979 E v w  .................................. 340/799 
4,236,228 I VI980 Nagashima .......................... 340/739 
4,380,046 4/1983 Frosch ................................ 363/200 
4,442,503 4/1984 Schiitt ................................. 364/900 
f imaty  Examiner-Raulfe B. Zachc 
Assistant Examiner-Florin Munteanu 
Attorney, Agent, or Firm-F. E. Milliken; L. A. 
Germah; R. L. Weber 
[571 ABSTRACI' . 
The invention herein relates to a computer organization 
capable of rapidly processing extremely large volumes 
of data. A staging memory is provided having a main 
stager portion consisting of a large number of memory 
banks which are accessed in parallel to receive, store, 
and transfer data words simultaneous with each other. 
Substager portions interconnect with the main stager 
portion to match input and output data formats with the 
data fonnat of the main stager portion. An address 
generator is coded for accessing the data banks for 
receiving or transferring the appropriate words. Input 
and output permutation networks arrange the lineal 
order of data into and out of the memory banks. 
6 Claims, 24 Drawing Figures 
https://ntrs.nasa.gov/search.jsp?R=20080004091 2019-08-30T02:22:47+00:00Z
US. Patent Feb. 23,1988 
INPUT 
S U B -STAG E R 
Sheet 1 of 13 4,727,474 
I 
FIG.- I 
STAGER SUB- STAGER 
FROM ARU 
:%l: j-c".. INPUT POR  HOST 
FIG.-2 .. 
12  
t TO ARU 
U.S. Patent Feb. 23,1988 Sheet 2 of 13 4,727,474 
38 -7 
INPUT 
PER MU TAT ION 
CONTROL 
FIG.-7 
J SELECTOR ~ ~ ~ D p R u E T s s  PAR AM ETER S -[=+- SWITCH PA R A M ET E RS INPUT A DO R ESS , , 3 7  , AtB?cl;;~F r3: , OUTPUT 
PERMUTATION 
CONTROL 
MAIN ADDRESS GENERATOR 
FROM INPUT 
SUB- STAGER 
TO OUTPUT 
S U 6 - STAGER 
FIG.-3 
us. Patent Feb. 23,1988 Sheet 3 of 13 4,727,474 
/44 
FIG.- 4 
FIG.- 5 
1 TYPICAL F E i I 1 ITYPICAL 1 
( LEVE L-I )(LE v EL-2 ) (LEVEL-~)(LEVEL-I(LEVEL-~) 
U.S. Patent Feb. 23,1988 Sheet 4 of 13 
2 SHIFT 2-16 
3 MOD4 3-22 
2 SHIFT 2-14 
3 MOD4 3-10 
4,727,474 
F I G . - 8  
U.S. Patent Feb. 23,1988 Sheet 5 of 13 4,727,474 
SY N D R O M E 7  
CLI 
ADDRESS 
64 
3 
c70 -WRT ADDR - ,'4 
.RD ADDR - 
661 
153 A 
/ 
1 4  
WRITE 
ENABLE CHECK (70 CHECK / 1 1 BITS BITS 8 
71 
FOUR 16-BIT 
SHIFT 
IREGISTERS 
- ' 8  FOUR 16-BIT 72 
MEMORY CHIPS ~4% 
FIG-9 
IS-BIT ADDRESS REGISTER 
ERROR OUTPUT 
FLAGS DATA - 
'* SWAP 822 ' 
I 
CONTROL 
/$ /% [ S W A P t  
FOUR 16-BIT 
SHIFT 
R EG I ST ERS 
A \ 
/ 
R A S/CAS 
SELECTION 
9- BIT BUS - TO-M E MORY CHIPS 
FIG.-IO 
US. Patent Feb. 23,1988 Sheet 6 of 13 4,727,474 
z J 2 
1 
0 
P 
0 
(u 
3240 PIXELS - 
-7 
FIG.-I I 
INPUT PIXEL 
SUB-STAGER FROM HOST 
18 
a 2 - i  64 
I € 
WORD fn W 
A 
z FORMAT 
3240 PIXELS- % OUTPUT COLUMN SUB-STAGER TO ARU 14 
FIG.-12 
US. Patent Feb. 23,1988 
’ 
Sheet 7 of 13 4,727,474 
I26 
OUTPUT ADDRESS 
PA RAM ETERS 
INPUT ADDRESS 
PAR AM E TE R S 
i 
I SUB-STAGER ADDRESS GENERATOR d-88 
MASK 
CONTROL 
1 I 4 WRITE MASK GENERATOR 
INPUT 
DATA 
OUTPUT 
DATA 
OUTPUT FLIP 
CONTROL INPUT SELECTION & CONTROL 
FIG.43 
/------A- 
FIG- 15 
U.S. Patent Feb. 23,1988 Sheet 8 of 13 4,727,474 
/** 
ADD RE S S PAR AM E T E R S 
P A M 
t 
FIG.- 14 
U.S. Patent 
PERFECT 
SHUFFLE 
B 1 
APU 
DATA 
108 '32 fl  
Feb. 23,1988 
INCLUSIVE-OR 
LOGIC 
128 
1 0 6 ~  
Sheet 9 of 13 
' WPDMU /I6 
4,727,474 
PERFECT 
SHUFFLE 
A 
QUEUE 
I / 
EXTERNAL OUTPUT 
LATCH INTERFACE 
I IOJ 
/ - ARU 
'121 
EXTERNAL 
I I 6 4  QUEUE % INPUT DATA 
t 
4 2 8  
'72 
(28 
I l2\ w 
SELECTION 
L l O O  
/ 
/ I28 
SHUFFLE SELECTION 
SHUFFLE SELECT I ON $7' 
L PDMU 
DATA 
I 
HOST 
DATA 
INPUT 
SU 8-STAGER 
FIG.- 16 
U.S. Patent Feb. 23,1988 Sheet 10 of 13 4,727,474 
U.S. Patent Feb. 23,1988 
22- 
Sheet 11 of 13 
INPUT 
PORT 
RESOLVER / 
OUTPUT + 1 ,  
HS a 
A-yI2O 25 WORDS x 24 BITS 
122 
/5 
ADDER 
A REG1 STER I 1 
[I18 
- / 54 
LO W-ORDER 
OUTPUT 
TRANSFER COUNTER 
FIND POSITION OF / 
RIGHTMOST-ONE 54 
' 
4,727,474 
I !  I 
'24 
/ 
I3 
FIG.- 21 
U.S. Patent Feb. 23,1988 
WRITE-MASK, 
CONTROL 
Sheet 12 of 13 4,727,474 
1 I FLIP CONTROL '3 ' 7  
TRANSFER COUNTER / BIAS CONSTANT 
1 (LOW-ORDER) ,; 13 
\ 
ADDER 
TRANSFER COUNTER 
RESOLVER OUTPUT 
COMPLEMENTER 
8 PERMUTER 
ADDRESS PAGE P * d  /7 1; 
ADDRESS A e T !  1 r+M,IRRR CONSTANT 
WIDTH 
CONSTANT EXC LUS I V E-OR LOG IC 
I 
WRITE-MASK CONTROL FIG.-22 
25-WORD BY 32-BIT 
MEMORY 
/I48 
TRANSFER COUNTER 
RESOLVER OUTPUT 
A REGISTER 
FIG- 24 LOW-ORDER 5 
US. Patent Feb. 23,1988 Sheet 13 of 13 
FIND POSITION OF 
LEFTMOST-ONE 
/ I38 
1 
/ 4  
TRANSFER COUNTER / m  
RESOLVER OUTPUT /s 
4,727,474 
ADDEND A 4 0  
SELECTION 
FI G.- 23 
/ 
/ 5  
25-WORD BY IS-BIT 
MEMORY 
/ I 42  
/ 
/ 
I3 / 
/I 3 
REG I STE R 
4,727,474 
1 2 
FIG. 3 is a block diagram of a 32 bank main stager; 
FIG. 4 is a schematic circuit diagram of an adder- 
FIG. 5 is illustrative of the symbol of an adder-swap 
FIG. 6 is a schematic of a main address generator; 
FIG. 7 is a schematic of an input permutation net- 
FIG. 8 is a schematic diagram of stage two of the 
FIG. 9 is a schematic block diagram of the main 
FIG. 10 is an illustration of the 9-bit bus to the mem- 
FIG. 11 is a block diagram of data transfer without 
FIG. 12 is a block diagram of data transfer with two 
FIG. 13 is a block diagram of a sub-stager; 
FIG. 14 is a schematic diagram of a sub-stager ad- 
FIG. 15 is a block diagram of a flip network; 
FIG. 16 is a block diagram of an input port; 
FIG. 17 is a block diagram of an output port; 
FIG. l* is a flow diagram of a perfect shume A; 
FIG. 19 is a flow diagram of a perfect shuffle B; 
FIG. 20 is a schematic block diagram of the staging 
FIG. 21 is a block diagram of a transfer counter; 
FIG. 22 is a block diagram of a sub-stager control 
diagram Of a cornpie- 
STAGING MEMORY FOR MASSIVELY 
PARALLEL PROCESSOR swap circuit; 
The invention described herein was made in the per- 5 circuit; 
formance of work under NASA Contract NO. NAS 
5-25942 and is subject to the provisions of Section 305 
of the National Aeronautics & Space Act of 1958 (72 
Stat. 435: 42 U.S.C. 2457). 
TECHNICAL FIELD 
The invention herein resides in the art of digital com- 
Puter technology and, more Particularly, relates to a 
staging memory for transferring large volumes of data 
between the processing array unit and a front-end com- 15 
puter. sub-stagers; 
sub-stagers; 
work; 
10 input permutation network of FIG. 7; 
stager bank; 
ory chips; 
BACKGROUNDART 
The data processing requirements on digital comput- 
ers have become increasingly large over the past num- 20 
ber of years. To enhance processing time, conventional 
computers gave way to parallel processors. While par- 
allel processors have provided for rapid processing 
times, the demands on even these state-of-the-art de- 
vices have required that data storage and processing 25 
capabilities be magnified. 
By way of example, to monitor the position and 
movement of satellites, it has been determined that a 
digital processor handling up to 64 megabytes will be 
necessary. With such a large data capacity, the process- 30 
ing time mLISt also be significantly rapid, with data 
transfer rates exceeding 20 megabytes per second. Of 
course, data transfer and processing will be substantially 
in the parallel mode. 
apart from that presented herein, which is capable of 
such operation. However, and by way of example, it is 
presented that applicant's prior U.S. Pat. Nos. EMBODIMENT 
3,800,289, and 3,812,467, are of general interest by way 
of background to the concepts presented hereinafter. 
The art still remains devoid of a digital computer 
organization capable of the large data handling require- 
ments discussed directly above. 
DISCLOSURE OF INVENTION 
In light of the foregoing, it is an aspect of the instant 
invention to provide a staging memory for a massively 
parallel processor which is capable of transferring, ma- 
nipulating, and processing large volumes of data on a 
rapid, reliable, and cost-effective basis. 
This primary aspect of the invention is achieved by a 
computer organization, comprising: a host computer; a 
program and data management unit; a processing array 
unit; an array control unit interposed among said host 
computer, program and data management unit, and 55 
processing array unit; and a staging memory intercon- 
nected between said host computer, program and data 
management unit, and processing array unit. 
dress generator; 
memory control; 
circuit; 
menter and permuter; and 
clrcuita 
23 is a 
Applicant is unaware of any existing technology, 35 , FIG* 24 is a block diagram of a main stager control 
DETAILED DESCRIPTION OF PREFERRED 
Referring now to the drawings* and more particue 
lady FIG. 1, it can be seen that a massively parallel 
Processor (MPP) is designated by the numeral 10. A 
staging memory 12 is provided in the data path between 
an array unit (ARU) 14, the program and data manage- 
45 ment unit (PDMU) 16, and the host computer 18. The 
staging memory 12 has two basic functions: buffering 
arrays of data and reformatting arrays of data. The 
staging memory 12 accepts an array of data from the 
ARU 14, the host computer 18 or the PDMU 16. At the 
50 appropriate time it transmits the array, in a possibly 
different format, to the ARU 14, the host computer 18, 
or the PDMU 16. An array control unit (ACU) 20, 
interposed among the PDMU 16, host computer 1% and 
ARU 14 controls such data transfers. 
The staging memory 12 may take a number of config- 
urations. In the maximum configuration it can hold 64 
megabytes of data and transfer data to and from the 
ARU 14 at a 160 megabytes per second rate. Input and 
output can occur simultaneously. 
FIG. 2 shows the major parts of the staging memory 
12 and the path of data through the parts. An input port 
22 accepts data from one of three sources and passes the 
data to the input sub-stager 24. The input sub-stager 
reformats the data and passes the data to the main stager 
FIG. 1 is the block diagram of a massively parallel 65 26. The main stager holds the data until the designation 
is ready. It outputs data through the output sub-stager 
FIG. 2 is an illustration of the staging memory data 28 and output port 30 to the destination as shown. This 
structure will be described in detail hereinafter. 
40 
DESCRIF'T1oN OF 60 
For a complete understanding of the objects, tech- 
niques and structure of the invention, reference should 
be had to the following detailed description and accom- 
panying drawings, wherein: 
processor according to the invention; 
path; 
4,727.474 
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MAIN STAGER 
The main stager 26 is a large memory which holds the 
bulk of the data in the staging memory 12. In a preferred 
embodiment, it has N memory banks where N may 
equal 4,8, 16, or 32. Each bank can support an input rate 
of 5 megbytes per second. Each bank contains 16K, 
64K, or 256K words, all banks having the same capac- 
ity. Each memory word holds 64 bits of data plus 8 bits 
for error correction. Thus, the main stager 26 has 12 
possible configurations. The maximum input and output 
rates match the I/O rates of the array unit (ARU) 14 in 
the MPP 10. 
FIG. 3 is a block diagram of a 32-bank main stager 26. 
The input sub-stager 24 supplies 32 items in parallel. 
The 32 items are fed to the memory banks 32 after being 
permuted in a permutation network 34. The banks 32 
store the items at addresses generated by the main ad- 
dress generator 36. Items are fetched from the main 
stager 26 in a similar manner. The main address genera- 
tor 36 supplies an address to each memory bank 32. The 
words at those addresses are read in parallel and sent to 
the output permutation network 38 where they are 
permuted and sent to the output sub-stager 28. 
It will be understood that various sizes of staging 
memories can be devised utilizing the concepts of the 
invention herein. For N = 16, only the even-numbered 
banks are populated and only the even-numbered items 
are transferred to and from the sub-stager. For N=8, 
only banks 0, 4, 8, 12, 16, 20, 24, and 28 are populated 
and only items 0, 4, 8, 12, 16, 20, 24, and 28 are trans- 
ferred to and from the sub-stagers. For N=4, only 
banks 0, 8, 16, and 24 are populated and only items 0,8, 
16, and 24 are transferred to and from the sub-stagers. 
Except for the missing banks, the main stager operates 
like the 32-bank configurations. 
The 32-bank main stager of FIG. 3 has 219 words if 
each bank has 16K words, or 22 words if each bank has 
64K words or words if each bank has 256K words. The 
words have integer addresses in the range of 0 to 2p-  1 
where P=19, 21, or 23. 
The addresses are distributed across the banks in 
interleaved fashion; for OSLS31, bank L stores all 
words whose addresses are congruent to L modulo 32. 
For example, bank 0 stores words 0, 32, 64, 96, . . . , 
2p-32. Bank 1 stores words 1,33,65,97, . . . ,2p-31. Bank 
31 stores words 31, 63, 95, 127, . . . , 2-1. 
Read and write operations transfer 32 words in paral- 
lel. The address parameters fed to the main address 
generator 36 through the selector switch determine 
which memory words are accessed. There are six ad- 
dress parameters labeled A, B, C, D, E, and F. The main 
address generator 40 generates 32 addresses (one for 
each word being transferred) from those parameters. 
Word transfers are made according to the following 
rule: if io, il, iz, i3, and i4, each equal 0 or 1, then Item 
I = io+ Zi I +4i2 + 8i3 + 16i4 on the sub-stager interface is 
transferred in or out of the main stager word at address: 
4 
If B is odd, C=2B, D=4B, E=8B, and F= 16B, then 
item I is transferred in or out of address A+BI for 
O S  IS 3 1. The 32 addresses form an arithmetic progres- 
sion from A to A + 3 1B. This case is useful for accessing 
5 items in an M-dimensional array stored in the main 
stager. 
For example, let 2 be a 95 X 128 array of 64-bit items 
stored in main stager words lo00 through 13159; for 
OSgS94 and O S h S  127, item Z9g.h) is stored in main 
10 stager word 1000+g+95h. To access (read or write) 32 
15 
20 
25 
30 
35 
40 
45 
50 
55 
A + Bio+Cil +Di2+Ei3 + Fi4. 
Certain constraints are placed on the address parame- 
ters: B is an odd integer; C=2.B modulo 32; D=4 B 
modulo 32; E-8 or 24 modulo 32; and F--16 modulo 
32. These constraints ensure that the 32 words being 
accessed are in distinct memory banks. It should be 65 
understood that the statement X=Y modulo Z means 
that X and Y leave the same remainder when they are 
divided by Z. 
60 
items in row g of-Z such as items Z(g,ho) through 
Z(g,h0+31) we set the address parameters as follows: 
A=1000+g+95ho; B=95; C=190 D=380 E=760 
and F=1520. To access (read or write) 32 items in 
column h of Z such as items Z(g0,h) through 
Z(go+31,h) we set the address parameters as follows: 
A=IOOO+go+95h; B=l;  C=2; D=4; E=8; and 
F= 16. 
In other cases, the 32 main stager addresses do not 
form an arithmetic progression. These cases are useful 
for accessing certain sub-arrays of an M-dimensional 
array stored in the main stager. 
For example, to access a 4X 8 sub-array from the 2 
array of the previous example such as items Z(g,h) 
where hoShSho+7 and g=go, go30 8, go+16 and 
go+24 we set the address parameters as follows: 
A=1000+go+95ho;B=95;C=190; D=380E=8and 
F=16. 
When the main stager has only 16 banks (N= 16) only 
the even-number banks are populated. The same ad- 
dressing rule as for the N=32 case is used. Since the 
even-numbered banks store the words with even ad- 
dresses, each word has an even address. Address param- 
eter A must be an even integer and address parameter B 
has no effect (only even-numbered items are transferred 
on the sub-stager interfaces so io=O). 
When the main stager has only 8 banks, only banks 0, 
4,8,12,16,20,24, and 28 are populated. Each word has 
an address divisible by 4. Address parameter A must be 
a multiple of 4 and parameters B and C have no effect. 
When the main stager has only 4 banks, only banks 0, 
8, 16 and 24 are populated Each word address is divisi- 
ble by 8. Address parameter A must be a multiple of 8 
and parameters B, C, and D have no effect. 
MAIN ADDRESS GENERATOR 
The main address generator 36 alternately receives 
the six address parameters for a write access and then 
the six address parameters for a read access through the 
selector switch 42. It alternately generates the 32 ad- 
dresses for the write access and then the 32 addresses 
for the read access. The two accesses are completely 
independent; they just time-share the same hardware. 
The major cycle time is 1.6 microseconds with 800 
nanoseconds used by the write access and 800 nanosec- 
onds used by the read access. 
As discussed above, the six address parameters are 
labeled A, B, C, D, E, and F. For io,il,i2,i3& in {O,l}, 
item I=io+2i1+4i2+8i3+ 16h on the sub-stager inter- 
face will be written into or read from main stager ad- 
dress A + Bio+ Ci 1 + Di2 + Ei3 + Fi4. 
Address parameter B is an odd integer; C 3 2 B  mod- 
ulo 3 2  D=4B modulo 32; E=8 or 24 modulo 32 and 
F=16 modulo 32. Address A+Bio+Cil+Di2+Ei3+- 
Fi4 is in main stager bank (A+Bio+Cil+Dil+Ei3+- 
Fi4) modulo 32. Besides generating the addresses, the 
main address generator 40 must also route them to the 
correct banks. 
4,727,474 
5 6 
The main address generator 36 uses 31 adder-swap 
circuits. The schematic of an adder-swap circuit 44 is 
mechanism to turn off any error-checking in memory 
banks not read because these words may never have 
shown in FIG. 4. It receives two quantiiies, X and Y, 
and forms their sum X+Y in the adder 46. It outputs X 
and X+Y on two outputs. It tests a certain bit of X and 
if the bit is 0, then X is transmitted on the upper output 
48 and X+Y on the lower output 50 of the swap circuit 
52. If the test bit is 1, then X+Y is transmitted on the 
upper output 48 and X on the lower output 50. FIG. 5 
depicts the symbol for the adder-swap circuit 44. 
FIG. 6 shows the 31 adder-swap circuits 44 in a 5- 
level tree 54 comprising the main address generator 36. 
The X and Y inputs of the level 1 adder-swap circuit are 
address parameters A and B, respectively; the test-bit in 
this circuit is the least-significant bit of A. In level 2, the 
X inputs are the outputs of level 1 and the Y inputs 
equal address parameter C; the test-bit is the bit with 
weight 2 (next to the least-significant bit) of the X in- 
puts. On levels 3, 4, and 5, the Y inputs are address 
parameters D, E, and F, respectively; the X inputs come 
from the previous level; and the test-bits are the bits 
with weight 4, 8,  and 16, respectively, of the X inputs. 
To appreciate how the main address generator 36 
works, first observe that address parameter B is added 
to 16 addresses (those where io=1). From the con- 
straints, parameter B is odd while C, D, E, and F are all 
even. Also, odd addresses must go to odd-numbered 
banks 32, and even addresses must go to even-numbered 
banks 32 by the modulo 32 distribution of addresses. 
The level 1 adder-swap circuit 44 sends out A and A+ B 
on its outputs. The upper output is always even and the 
lower output is always odd. These out-puts feed the 
even-numbered and odd-numbered banks, respectively, 
so B is added to the correct 16 addresses. 
In level 2, parameter C is added to the 16 addresses 
where il = 1. From the constraints, C is an odd-multiple 
of 2 while D, E, and F are all even multiples of 2. The 
outputs of level 2 are swapped to ensure that their bits 
with weight 2 feed banks whose numbers have the same 
bits with weight 2. 
Levels 3, 4, and 5 work with the bits of weight 4, 8, 
and 16, respectively. 
It should now be seen that the main address generator 
computes 32 addresses with parameter A added to all of 
them. Parameters B, C, D, E, and F are added in all 32 
combinations to form the correct set of 32 addresses. 
Each bank receives an address whose least-significant 5 
bits equal its bank number so the main address generator 
routes the 32 addresses correctly. 
If the main stager 26 has only 16 banks (N = 16), then 
only 15 adder-swap circuits 44 are required level 1 is 
eliminated and the lower halves of levels 2, 3, 4, and 5 
are eliminated. If the main stager has only 8 banks 
(N=8) then only the 7 adder-swap circuits in the upper- 
most quarter of levels 3,4, and 5 are needed. If the main 
stager has only 4 banks (N=4), then only adder-swap 
circuits 8, 16, and 24 are required. 
PARTIAL READS AND WRITES 
been written. 
The main address generator described above is also 
5 used to generate enable bits for the memory banks 32. 
Each main stager bank gets an enble bit. If the enable bit 
is set to 1, then writing is enabled during a write access 
and error-checking is enabled during a read access 
As described earlier, the main address generator 36 is 
10 allowed 800 nanoseconds to generate and route the 32 
addresses. 
Four-bit-wide arithmetic is used in the adder-swap 
circuits 44 and a 100-nanosecond clock is used so the 
address parameters and addresses can be up to 32 bits 
l 5  long. The maximum length required for addresses is 23 
bits (18 bits for the largest memory chips of 256K and 5 
bits for the bank numbers). This leaves 9 bits which can 
be used for enable-bit computations. The nine-bit field 
occupies the most significant 9 bits of the 32-bit num- 
Let MA, Me, Mc, MD, ME, and &be the values in 
the 9-bit fields of parameters A, B, C, D, E, and F, 
respectively. If I is the number of an item on the sub- 
25 stager interface (OSIS31), then let M(1) be the 9-bit 
field computed by the main address generator which is 
fed to the bank accessed by item I. If I=io+Zi1+4iz+- 
8i3+16i4 where io through i4are in {O,l) then: M(I)=- 
MA + ilMc+ i z M ~ +  i 3 M ~ +  i4M.c. Assume that 
3o none of the address computations overflows into the 
9-bit M fields. The main stager banks use the bit with 
weight 128 of the M(1) fields as an enable bit; the enable 
bit equals 1 if and only if 128SM(I)S255 or  
384SM(I)S511. If  ME=^, Mc=2, &=4,  ME=^, 
35 and MF= 16, then M(I)=MA+I. To enable writing or 
error checking on just the last J items on the sub-stager 
interface (32-JSIS31) then, set M A = ~ ~ + J .  To  enable 
writing or error-checking on just the first J items on the 
sub-stager interface (OSISJ-I) then, set M~=256-J.  
40 Many other masking capabilities are possible by adjust- 
ing MA through MF. 
2o bers. 
PERMUTATION NETWORKS 
As shown in FIG. 3, the main stager has permutation 
45 networks 34,38 on its input and output data interfaces. 
During a write access the input network 34 routes each 
input word to the bank containing its address. During a 
read access the output network 38 arranges the words 
read from the main stager 26 into order. 
As discussed above, item I = io + 2i I + 4i2 + 8i3 + 16i4 
on the sub-stager interface communicates with bank 
L(I)=(A+BiO+Cil +Diz+Ei~+Fb) modulo 32, 
where A, B, C, D, E, and F are the address parameters. 
The constraints on the address parameters force B to be 
55 an odd integer, C 3 2 B  modulo 32, D=4B modulo 32, 
E=8 or 24 modulo 32 and F= 16 modulo 32. Note that 
1 6 B ~ 1 6  modulo 32 for all odd B so F==16B modulo 32. 
50 
Also note that 8B=8 or 24 modulo 32 for all odd B so 
EX 8B or 8B+ 16 modulo 32. If E d B  modulo 32 then 
Sometimes the input sub-stager 24 may need to write 60 L(I)=(A+ BI) modulo 32. If E=8B+ 16 modulo 32, 
less than 32 words into the main stager. This may occur then L(I)s(A+BI+ 16i3) modulo 32r (A+B(I+  16i3)) 
at the end of a block or line of pixels, for instance, when modulo 32. 
the number of words to be written is not a multiple of The input permutation network 38 routes word I to 
32. Thus, there is needed a mechanism to mask off cer- bank L(1) for OSIS31. It does this in 3 stages as shown 
tain banks at certain times. Also, the output sub-stager 65 in FIG. 7. Stage 1 routes the 32 items from the input 
28 may need to read less than 32 words from the main sub-stager to a set of 32 lines with item I going to line 
stager 26 at certain times. The output sub-stager can do J(1) for OSIS31. Stage 2 routes J(1) to K(1) for 
its own masking in this case, but there is still needed a 051531;  Stage 3, K(1) to L(1) for OSIS31. 
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Stage 1 routes the items as follows. If E a 8 B  modulo 36 during the alternate half major cycle time, 4 bits at a 
32, then J(I)=I for OSI531. If E s 8 B +  16 modulo 32, time each minor cycle time. 
then J(I)=I for OS147 and 16SIS23;  J(I)=I+ 16 for Dynamic MOS random-access memory chips are 
8 S I I  15; and J(I)=I-16 for 2451531. Note that when preferably used to store the data. This technology gives 
E=8B+ 16 modulo 32, then J(I)=I+ l6i3 modulo 32. 5 the greatest number of bits per chip while being most 
Regardless of the state of E, we have L(I)=(A+BJ(I)) cost-effective. It also requires the addition of refresh 
modulo 32. cycles and error correction. 
Stage 3 routes the items as follows. For 051531,  Refreshing presents no major problem since there is 
L(I)H(K(I)+A) moddo 32. This routing is an end- provided 1600 nanoseconds to perform a write cycle, a 
around shift of the 32 items A places modulo 32. 10 read cycle, and a refresh cycle. A large number of 16K 
Stage 2 routes the items as follows. For 051531,  memory chips are presently available which can per- 
K(I)=B.J(I) modulo 32. This will make L(I)=A+B- form this and the speed requirement is loose enough so 
J(1) modulo 32 which is the desired result. Stage 2 uses that 64K and 256K memory chips meeting this require- 
the fact that any odd integer B is m&ulo 32 ment will be available in the future. An 8-bit error-cor- 
to ( 3 ~ -  l y  for 0 ~ ~ ~ 7  and ozzs 1. Table I 15 rection code (ECC) is added to each 64-bit data word. 
shows (3)rmodulo 32 and -(3)vmodulo 32 for 0 ~ ~ 5 7 ,  This allows single error correction and double error 
All odd integers from 1 to 31 are in this table. FIG. 8 detection. 
shows stage 2 of the input permutation network. The I1. Each Of the 64 
first 15 swap circuits 52 interchange J ( ~ )  with 32-~(1) if data bits hits a certain pattern of check bits as shown by 
z= (note that 16=32-16 and 0132-o modulo 32 so 20 the positions of the x’s in the table. The check bits are 
labeled from Co through C7 with Coon the left and C7 on lines 0 and 16 do not need to be swapped). the right. When a word is stored in the memory bank If J(I)==(3$ modulo 32 for some a then J(1) is sent to the eight check bits are stored as well. For O S i S 7  position a of a circuit which shifts the inputs y places check bit C1 is the exclusive-OR of all data bits with an modulo 8: J(I’1 will be routed to line (3P+J’modulo 32 of 
The ECC code is shown in 
the K(1) output. Similarly, if J(I)=-(3ja modulo 32 then 
J(1) is routed to input a of another circuit which shifts 
the inputs y places modulo 8; J(1) is routed to line 
-(3)”4J’ modulo 32 of the K(1) output. When J(I) is an 
odd multiple of 2 it is sent to an input of one or the other 
circuits which shift data (ymod4) places modulo 4. 
Swap circuits swap lines 4 and 12; 28 and 2 0  and 8 and 
24 if y is odd. Lines 0 and 16 are routed directly to lines 
0 and 16 of the K(I) outputs. As illustrated, the requisite 
shifts are accomplished by appropriate end-around shift 
circuits 56-62. 
The output permutation network 38 is like the input 
permutation network 36 but with the data flowing in 
reverse order. Since 1600 nanoseconds are provided to 
transmit the @-bit items through the networks, all trans- 
mission paths are 4 bits wide and 16 100-nanosecond 
clock times are used to clock the data. 
MEMORY BANK 
As discussed earlier, the staging memory 12 has N 
banks 32 of memory where N=4,8,16 or 32. The banks 
are identical. Each bank operates with a 100 nanosec- 
ond minor cycle time and a 16500 nanosecond major 
cycle time. 
In each major cycle time a &bit input word is re- 
ceived from the input permutation network 34, 4 bits 
each minor cycle time (phase). During half the major 
cycle time, a 32-bit address is also received from the 
main address generator 40,4 bits each minor cycle time. 
The 32-bit address comprises a 5-bit bank number which 
can be ignored, an 18-bit word address at which the 
input word is to be stored (if the memory chips hold 
only 64K bits then only 16 word address bits are used; 
if the memory chips hold only 16K bits, then only 14 
address bits are used), and a 9-bit enable field whose 
next to most-significant bit is used to enable writing. 
The bank stores the &bit input word at the input ad- 
dress. 
Simultaneously, each major cycle time, the bank 32 
reads a &bit word from memory and presents it to the 
output permutation network 38,4 bits each minor cycle 
time. The read address has the same format as the write 
address and is received from the main address generator 
25 X in its column of Table 11. 
The code can correct single errors because each data 
bit has a unique code and each code has more than one 
X in it so no data bit error will look like a check bit 
error. The code can detect double errors because each 
30 code has an odd number of Xs. A pair of data bit errors 
or a pair of check bit errors or a combination of a data 
bit error with a check bit error will generate an error 
syndrome with an even number of Xs. 
The code was selected for ease of implementation. 
35 For O S i S  15 and O S j S 3  let data bit 4i+j arrive on line 
j during minor clock cycle time (phase) i. 
Note that the patterns for the first four check bits (C, 
through C3) are simply the binary representation for the 
minor clock cycle time. Check bits Co through C3 can 
40 be generated with four trigger flip-flops. During minor 
clock cycle time i, each check bit is complemented if an 
odd number of the four data bits (4i through 4i+3)= 1 
and if the corresponding bit of i=  1. 
The last three check bits (C5,C6, and C7) have pat- 
45 terns independent of the minor clock cycle time, i. On 
each minor clock time, check bit C5 is complemented if 
an odd number of data bits 4i, 4i+2, and 4i+3 equal 1; 
check bit c 6  is complemented if an odd number of data 
bits 4i, 4i+l, and 4i+3 equal 1; and check bit C7 is 
50 complemented if an odd number of data bits 4i, 4i+ 1, 
and 4i + 2 equal 1. 
Check bit C4 is selected to give an odd number of X s  
in each data bit pattern. On each minor clock time, i, 
check bit C4 is comlemented if either (1) i has an even 
55 number of 1’s and an odd number of data bits 4i+ 1, 
4i+2, and 4i+ 3 equal 1; or (2) if i has an odd number of 
1’s and data bit 4i equals 1. 
ADDRESS FLOW 
Referring to FIG. 9, the schematic of a main stager 
bank may be seen. The write and read addresses arrive 
from the main address generator 36 on a 4-bit wide bus 
clocked every 100 nanoseconds. Eight clock cycles are 
used for the write address and then eight clock cycles 
65 are used for the read address. Only 19 bits are required 
from each 32-bit address; 18 bits for the chip address; 
and 1 enable bit as discussed above. The addresses are 
gathered in two registers, the write address register 64 
60 
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and read address register 66. A switch 68 directs the 
address to the appropriate register. 
At the appropriate time, an address is fed to the mem- 
ory chips 70 over 9-bit-wide bus in two cycles (called 
RAS and CAS). If the chips store only 64K bits each 
then only 8 bits on the bus are used; and if the chips 
store only 16K bits each, then only 7 bits on the bus are 
used. 
FIG. 10 shows how the 9-bit RAS and CAS ad- 
dresses are selected from the 18-bit address register. 
During the RAS cycle each of the nine 2-input selectors 
selects its left input and during the CAS cycle each 
selector selects its right input. If the memory chips store 
only 64K bits then the left-most bit of the 9-bit bus is 
ignored: only the right-most 16 bits of the address regis- 
ter are sent to the chips. If the memory chips store only 
16K bits then the left-most pair of bits on the 9-bit bus 
are ignored: only the right-most 14 bits of the address 
register are sent to the chips. This arrangement mini- 
mizes the changes required to change the capacity of 
the memory chips. 
As shown in FIG. 9, input data arrives from the input 
permutation network on a 4-bit wide bus clocked every 
100 nanoseconds. The bits are gathered in four 16-bit 
shifter registers 70 for 16 clock times to accumulate the 
&bit data word. 
The 4-bit wide input data bus also feeds the ECC 
generate circuit 72 along with the 4-bit clock counter. 
The ECC generate circuit generates 8 check bits as 
discussed above. 
The @-bit data word and the 8-bit ECC code are fed 
in parallel to the 72 memory chips 70 (one bit to each 
memory chip) during the write cycle. Writing is inhib- 
ited if the write enable bit is 0. 
OUTPUT DATA FLOW 
As shown in FIG. 9, output data is read in parallel 
from the 72 memory chips. The 64 data bits are loaded 
into four 16-bit shift registers 74 in parallel. The 8 check 
bits initialize trigger flip-flops in the ECC check circuit 
76. 
Sixteen minor clock cycle times (100 nanoseconds 
each) are taken to shift the data over a &bit wide bus to 
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enable bit in the read address is 0 then the error flags are 
inhibited. 
As can be seen from the foregoing, the main stager is 
a large, fast memory implemented from compact, eco- 
5 nomical dynamic MOS random access memory chips. 
The address generator and permutation networks allow 
a large variety of access modes; multi-dimensional ar- 
rays of data can be loaded in one direction and read out 
in another direction. The amount of hardware required 
10 for address generation and permutation is low relative 
to the hardware required to store the data. 
SUB-STAGERS 
The staging memory 12 contains two sub-stagers: one 
15 in the path between the staging memory input port and 
the main stager and another in the path between the 
main stager and the output port of the staging memory. 
Like the main stager 26, the sub-stagers 24,28 are memo- 
ries with multiple access modes: data can be put into the 
20 sub-stagers in one direction and read out in a different 
direction. 
The sub-stagers differ from the main stager in the 
following respects: each sub-stager can only hold 16K 
bytes instead of up to 64 megabytes; the word length of 
25 the sub-stagers is only 1 bit instead of 64 bits; fast ECL 
RAM chips are used instead of a dynamic MOS RAM’S; 
and the multi-access capability is based on the logical 
exclusive-OR operation instead of arithmetic modulo 
32. 
The main reason for the sub-stagers is the require- 
ment to match the input and output data formats on the 
staging memory ports to the format of main stager 
words. The main stager 26 allows fast access to sets of 
whole &bit words in a number of different modes. It 
35 does not allow access to parts of main stager words as 
access to parts of words would destroy the error cor- 
rection capability. The sub-stagers with their 1-bit 
words allow data format changes on the microscopic 
level within &bit main stager words. The main stager 
40 allows data format changes on the microscopic level 
across sets of &-bit main stager words. 
To illustrate this requirement for the sub-stager, con- 
sider the example of sending a 2340-line by 3240-pixel 
LANDSAT scene from the host 18 to the MPP ARU 
30 
another Set Of  four 16-bit shift registers 78. The Cbit 45 14. Each pixel has 32 bits (4 spectral bands with 8 bits 
wide bus is fed to the ECC check circuit 76 along with per band). The host transmits the data pixel by pixel 
a 4bit clock counter. The ECC check circuit triggers along each image line as shown in FIG. 11. The ARU 
its 8 flip-flops according to the ECC code described reads a 128-line by 128-pixel sub-scene, column by co]- 
above. umn with each column containing one bit of one pixel 
At this time, the ECC check circuit 76 contains an 50 from 128 different lines. The LANDSAT scene is 
8-bit error syndrome which is fed to the ECC correct stored in the main stager. 
circuit 80. An all-zero syndrome indicates no errors in Several data formats of the &&bit main stager words 
the data and check bits. A syndrome with a single-one are available. One format is shown in FIG. 11 as word 
indicates a check bit error. A syndrome with 3, 5,  or 7 format 1. Since the host transmits the data pixel by pixel 
ones indicates a data bit error. A syndrome with 2,4, 6 ,  55 with 32 bits per pixel, two successive pixels are gathered 
or 8 ones indicates a double error. together into one main stager word. The scene can be 
The 64 data bits are then fed from the second set of easily transmitted into the main stager. However, the 
four 16-bit shift registers through the ECC correct cir- ARU cannot read out the column of a sub-scene conve- 
cuit 80 and a swap circuit 82 to the output data bus. A niently since the 128-bit column contains data from 128 
single data bit error is corrected by complementing the 60 different main stager words. If it read the 128 words and 
bit in error as it goes through the ECC correct circuit. kept only 1 bit from each word, the output bandwidth is 
The swap circuit swaps the data bits in the inner pair reduced by a factor of 64:l (from 160 megabyteshec to 
when the swap control bit equals 1. The data bits in the 2.5 megabyteshec). 
outer pair are never swapped. Another format is shown in FIG. 11 as word format 
The ECC correct circuit 80 generates two error flags. 65 2. Since the ARU wants data in vertical columns 128 
One flag indicates the presence of a single check bit or bits long, the LANDSAT scene is stored with each 
data bit error (which was corrected). The other flag main stager word containing 1 bit of 1 pixel from 64 
indicates the presence of a double error. If the ECC successive lines. Now the ARU can simply read two 
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main stager words for each column. However, now the 
host cannot write into the main stager conveniently; the 
32-bits in each pixel must be written into 32 different 
main stager words. Each stager word is written 64 dif- 
ferent times and the input bandwidth is drastically re- 
duced. 
There are a number of other word formats, but none 
is particularly satisfactory. The basic problem is that the 
intersetion of the pixel input format with the column 
output format contains only one data bit. Regardless of 
word format, either the input or the output will only 
access one data bit at a time. 
It is now apparent that the data on the input side or on 
the output side or on both sides need to be reformatted. 
If the data is reformatted in the host or in the ARU, the 
throughput rate is drastically reduced. Thus, there is 
desired a hardware device like a sub-stager on either or 
both sides which can reformat data at the desired 160 
megabytehc rate. 
If a sub-stager is provided on only one side (input or 
output), it will need a lot of capacity. Total capacity is 
reduced by interposing sub-stagers on both the input 
and output sides. To illustrate this, reconsider the exam- 
ple shown in FIG. 11. 
With word format 1, no sub-stager is needed on the 
input side. With a sub-stager on the output side between 
the main stager and the ARU, the sub-stager would 
have to store 32-bit planes of data, because the words 
are 32-bits deep. The capacity required for the one 
output sub-stager is 64K bytes (doubled if the sub-stager 
is double-buffered). 
Alterntively, with word format 2, no output sub- 
stager is required. Since main stager words are 64 lines 
long, there is a need to interpose an input stager be- 
tween the host and the main stager large enough to hold 
64 lines of data (1620K bytes). The sub-stager would be 
doubled if the input is double-buffered. 
By interposing sub-stagers on both the input and 
output ports, a word format as shown in FIG. 12 may be 
employed. Each main stager word contains 1-bit from 
64 successive pixels along one image line. The input 
sub-stager reads 64 pixels from the host and then writes 
32 main stager words; its capacity need only be 256 bits 
(doubled if double-buffering is occurring). The output 
sub-stager reads 128 main stager words and then sends 
64 columns of data to the ARU; its capacity need only 
be 1K bytes (doubled for double-buffering). The total 
sub-stager capacity required is only 1.25K bytes versus 
the 64K byte and 1620K byte requirements when only 
one sub-stager is used (all requirements are doubled if 
double-buffering occurs). Thus, the use of two sub-stag- 
ers is much preferred over the use of only one. 
12 
Internally, the sub-stager hardware oscillates be- 
tween a 50-nanosecond write cycle and a 50- 
nanosecond read cycle. During a write cycle the input 
data bus is sampled as at 84 and transmitted to the flip 
5 network 86 which permutes the bits on the 128-bit wide 
bus according to a 7-bit input flip control parameter. 
The permuted data bits are sent to the memory banks 
90, one to each bank where they are stored at addresses 
arriving from the sub-stager address generator 88. The 
10 sub-stager address generator generates the 128 10-bit 
addresses from three input address parameters, P, M, 
and A gated as at 92. During a read cycle the address 
generator 88 generates addresses from three output 
address parameters. Each bank 90 outputs the state of 
15 the addressed bit in its bank. The bits are gathered to- 
gether on a 128-bit wide bus and sent to the flip network 
86 which permutes them according to a 7-bit output flip 
control parameter. The permuted bits are sent out on 
the 128-bit wide output data bus. 
Each memory bank holds 1024 data bits so the capac- 
ity of a sub-stager is 16K bytes. Each bank is a high- 
speed ECL RAM chip with a capacity of 1024 bits. The 
sub-stager capacity is large enough to allow a wide 
variety of data reformatting in the staging memory. 
20 
SUB-STAGE ADDRESSING 
25 
Each of the 131,072 bits in a sub-stager is individually 
addressable with a 17-bit addre&. It is convenient to 
look at a sub-stager memory as an 8 X 1 2 8 ~  128 three-di- 
30 mensional array. The 17-bit address for a data bit com- 
prises a 3-bit page address, a 7-bit row address and a 
7-bit column address. 
The data bit in column C (OSCS 127) and row R 
(OSRS 127) on page P (OSPS7) is stored physically at 
35 address 128P+C in bank (ReC) .  The 7-bit bank num- 
ber ( R a C )  is obtained by performing a bit-wise exclu- 
sive-OR operation between the corresponding bits of 
the 7-bit row number (R) and the 7-bit column number 
(C). In other words, if the bank number 
40 B= b0+2b1 +4b2+ 8b3+ 16b4+ 32b5 + 64b6, the row 
number R=r,+ 2rk+4rz+ 8r3 + 16r4-t 32r5 + 64r6 and 
the column number 
C =c0+2ci + k 2  + 8c3 + 16c4-k 32c5 + 6426, where b,, r,, 
and Ci  are in {O,l}, then bi=rr@cl for OSiS7. This 
45 storage rule is selected for fast sub-stager address gener- 
ation. The sub-stager address generator must generate a 
set of addresses every 50 nanoseconds while the address 
generator in the main stager has 800 nanoseconds to 
generate its set of addresses. 
A sub-stager memory is accessed by entering three 
address parameters; a 3-bit page address (P), a 7-bit 
access mode (M) and a 7-bit local address (A). Each 
50 
access accesses 128 of the bits stored in the sub-stager 
memory; an input operation will write the 128-bits and 
FIG. 13 shows a block diagram for a sub-stager. Each 55 an output operation will read the 128-bits. The page 
sub-stager has a 128-bit wide input data bus which is address, P, selects the page containing the accessed bits: 
clocked at a 10 megahertz rate. For the input sub-stager all 128 of the accessed bits will be on page P. The access 
24, this bus is fed by the source of staging memory data mode, M, selects the type of access. For example, if 
(ARU 14 columns, host 18 data or DMU 16 data). For M=O then all 128 bits in one column of page P will be 
the output sub-stager 28, this bus is fed by the main 60 accessed, while if M =  127 then all 128 bits in one row of 
stager 26 (4 bits from each of 32 main stager words). page P will be accessed. The local address, A, positions 
Each sub-stager also has a 128-bit wide output data the access on page P. For example, if M=O, then col- 
bus which is clocked at a 10 megahertz rate. For the umn A of page P is accessed, while if M =  127, then row 
input sub-stagers 24, this bus feeds the main stager 26 (4 A of page P is accessed. 
bits for each of 32 main stager words). For the output 65 Note that when M=O, the vertical column access is 
sub-stagers 28, this bus feeds the output port 30 of the moved horizontally over page P as the local address A 
staging memory (ARU columns, host data or PDMU is changed. When M =  127, the horizontal row access is 
data). moved vertically over page P as the local address A is 
SUB-STAGER BLOCK DIAGRAM 
the local address, A, selects the rows and the remainder 
selects the columns. 
To be specific, let the 7-bit access mode 
M = M0+2Ml +4M2 + 8M3+ 16M4+ 32M5 +64M6, and 
the 7-bit local address, A=ao+2al+4a2+8a3+ 16u+-  
32a5+64q; where MI and aj are in {O,l) for OSiS6. 
Similarly, the 7-bit row and column numbers are de- 
fined in terms of their bits as before. Row R is selected 
if for all i where M;= 1, we have r;=a; . Column C is 
selected if for all i where M;=O, we have c=a;. 
Let the access mode M contain n ones and 7-n zeros. 
Then n of the row number bits, r;, equal the correspond- 
ing local address bits, ai, leaving (74) row-number bits 
unspecified. A total of 2('-n) rows will be selected They 
are found by letting the (7-n) unspecified row-number 
bits range through all Z(7-n) combinations and fixing the 
n specified row-number bits to their corresponding 
local address bits. Similarly, (7-n) of the column-number 
bits, c;, equal the corresponding local address bits, ai, 
leaving n column-number bits unspecified. A total of 2" 
columns are selected. They intersect at 2= 128 points 
and the data bits at these points on page P are accessed. 
If M=O, then n=O, so 128 rows and one column are 
selected. If M=127, then n=7, so one row and 128 
columns are selected. Table I11 shows 14 of the 128 
possible access modes. 
SUB-STAGER ADDRESS GENERATOR 
As described above, the sub-stager memory is ad- 
dressed as an 8X 128X 128 three-dimensional array, 
each data bit having a 3-bit page address (P), a 7-bit row 
address (R), and a 7-bit column address (C). The data bit 
at (P,R,C) is physically stored at address 128P+C in 
bank (ReC).  
The memory is accessed by entering 3 address param- 
eters: A 3-bit address (P), a 7-bit access mode (M) and a 
7-bit local address (A). Each access accesses 128 data 
bits. The accessed bits lie on page P at the intersection 
of certain selected rows and columns. Row R is selected 
if and only if r;=a;for every i where M;= 1. Column C 
is selected if and only if c;=aj for every i where M;=O. 
The 128 accessed data bits are numbered with a 7-bit 
number, Z=zo+2z;+4z2 + 8z3+ 16Z4-t 3225 + 6426, 
ranging from 0 to 127. Accessed data bit Z lies on page 
P at the intersection of row R and coLumn C where for 
all OSiS6, r;=m;aiV mizjand c;=mja;V m;zi. Note 
that where M= 1, the row address bit rjequals the local 
address bit a;, so all data bits lie on the selected rows. 
Also, where m;=O, the column address bit cjequals the 
local address bit aj, so all data bits lie in the selected 
columns. Because each z; contributes to a row address 
where m;= 1 or to a column address where mi=O, but 
never to both addresses, each of the 128 values of Z are 
in a unique location and so these equations truly de- 
scribe the locations of the 128 accessed data bits. 
The physical location accessed data bit Z is at address 
128P+C in bank B=R@C. If b;is the i'hbit in the bank 
number B, then bi=a;@z; from the above equations. 
Thus, B=Z@Z. Conversely, given a bank number B, 
we find Z=A@B. Every bank contains an accessed 
data bit so the 128 accessed data bits can be accessed 
(read or written) in parallel. 
page address, P. The other 7-bits aie-the 7-bits of C 
given by the equation above. Consider any bank B. For 
OSi56,  if b;=O, then ci=a;, or if b;= 1, then cj=ai@mi. 
The sub-stager address generator drives a 17-bit bus 
10 which feeds all banks. The 10-bit address input of each 
bank is wired to 10 of the bits on the bus. Three of the 
bus bits are the bits of the page address, P; all banks are 
connected to these. Seven of the bus bits are the 7-bits of 
the local address, A; each of these bits drives 64 banks 
l5 (bit ajis connected to all banks where b;=O). The other 
7 bus bits are the 7-bits of A@M; each of these bits 
drives 64 banks (bit a;@m; is connected to all banks 
where b;= 1). 
FIG. 14 shows the sub-stager address generator and 
*O its connection to banks 0, 1, 63, 64, and 127. It only has 
7 exclusive-OR circuits, much simpler than the 3 1 add- 
er-swap circuits of the main address generator 36. It 
generates a set of 128 ten-bit addresses every 50 nano- 
seconds, where as the main address generator requires 
The sub-stagers 24,28 use the exclusive-OR operation 
to get multiple access modes because of its simplicity; 
the main stager 26 uses arithmetic modulo 32 because of 
25 800 nanoseconds to generate 32 addresses. 
3o its generality. 
FLIP NETWORK 
As discussed above, for OSZS 127, accessed data bit 
Z is stored in bank B=A@Z, where A is the local 
35 address of the parameters for the access. When writing 
data into the sub-stager, each input data bit Z must be 
routed to sub-stager bank A@Z. When reading data 
from the sub-stager the output of each bank B must be 
routed to output data bit A@B. This is the function of 
Note that if B=A@Z, then X=A@B, regardless if 
the flip network 36 is routing input data to the banks or 
routing bank outputs to the output data bus, the net- 
work always uses the local address, (A), of the access 
45 for control. The control is independent of the access 
mode (M) and the page address (P). Let the local ad- 
dress A = ~ + 2 a l + 4 a z +  8a3 + 16a4+ 32a5 +64a6 where 
a;is in {0,1} for OSi66.  The flip network operation is 
described as though it were routing bank output bits (B) 
50 to output data bits (a). Let Z=z,+2- 
z j+4~2+8~3  + 1624+ 3225 + 6426 and 
B =  b0+2bl +4bz+ 8b3+ 16b4+32b5 +64b6, where z, 
and bare in (0,l) for OSiS6. 
For OSBS 127, the flip network routes bank output 
55 B to output data bit Z, where zj=a;@bjfor 023 i S 6  and 
the local address equals A. The network has four stages, 
as shown in FIG. 15. The three internal 128-bit busses 
are labeled W, X, and Y, respectively. Stage 1 uses bits 
a, and ai for control, Stage 2 uses bits a2 and a3 for con- 
and a5 for control, and Stage 4 
uses bit a6 for control. 
For O S B S  127, Stage 1 routes bank output b to inter- 
nal bus line 
65 where wj=a;@b;for i=O,l, and w;=b;for i=2, 3, 4, 5, 
6. 
Stage 1 comprises 32 circuits where each circuit 
routes 4 of the bank output bits (b) to 4W-bus lines. 
4o the flip network 36 as shown in FIG. 13. 
60 trol, Stage 3 uses bits 
w= W O + ~ W ~ $ - ~ W Z + ~ W ~ +  16 4+32W5 +64W6, 
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changed. There are 126 other access modes besides the The address of the accessed bit in bank number B is 
vertical column access and the horizontal row access. 128P+C. For OSiS6, c;=m, a, V m, zI, and z,=z,@b,, 
These are obtained by letting 1SMS126. In general, so c,=z,@m, b,. 
these access modes select 128 data bits lying at the inter- Each bank has a ten-bit address input. The most-sig- 
sections of certain rows and columns of Daze P. Part of 5 nificant 3 bits of the address are simDly the bits of the 
4,727,474 
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For 05 W S 127, Stage 2 routes bit W of the W-bus to during the third transfer and complementing both flip 
X-bus line X=&+2x1+4x2+8x3+ 16x4+32~5+64~6, control inputs during the fourth transfer. 
where x,=z,@w,for i=2,3. X,=w,for i=O, 1, 4, 5 ,  6. When N=4, the input sub-stager 24 repeats each 
Stage 2 is like Stage 1 with a different ordering of transfer eight times. Flip control bits a, a), and a2 are 
inputs and outputs and the use of a2 and a3 instead of a, 5 combined with a logical exclusive-OR operation with 
and a,. the patterns 000, 001, 010, 011, 100, 101, 110 and 111, 
For O S X S  127, Stage 3 routes bit X of the X-bus to respectively on each transfer. 
Y-bus line Y = yo+2yl +4y2+8y3 + 16y4+ 32y5 + 64~6,  Thus, the addition of 3 exclusive-OR gates on flip 
where y,=a,@x, for i=4,5; y,=x, for i=O, 1, 2, 3, 6. control bits a, a3, and a2 allows the input sub-stager to 
Stage 3 looks like Stage 1 with a different control and 10 load the main stager when the main stager is partially 
populated. ordering of input and outputs. 
output data bit Z, where z=&@ysand z,=y,for i=O, 1, 
When the number of main stager banks N < 32 then 2, 3, 4, 5. 
If as=o then Z=Y everywhere, If a6=1 then 15 only 4N input lines in the output sub-stager 28 are ac- 
z=y+64 for o s y 5 6 3  and Z=Y-H for tive. Just like the input sub-stager 24, each transfer can 
64sys 127. Stage 4 shifts the bits on the Y-bus by 64 be repeated 32/N times to load the output sub-stager. Exclusive-OR gates are added to flip control bits w, a3, places and end-around where a6 = I .  and a2 to perform the routing. A write-mask generator 
EFFECT OF A PARTIALLY-POPULATED MAIN 20 is also added to the output sub-stager so only sub-stager 
banks fed by active input lines are enbled. 
Let the number of main stager banks, N=4. Each 
transfer is repeated 8 times. Let T=to+2ti+4t2 be the 
repetition index, O2TS7.  Since flip control bits a4, a), 
25 and a2 no longer always equal the corresponding local 
address bits, they are denominated a’4, a‘3, and a’2, re- 
For O S Y 2  127, Stage 4 routes bit Y of the Y-bus to OUTPUT SUB-STAGER 
STAGER 
The main stager has N banks where N=4, 8, 16, or 
32. It transfers N items at a time to and from the sub- 
stagers. Each item is transferred on 4 lines of the inter- 
face. For 041231, item I occupies lines 41, 41+ 1, 
41+23 and 41+3 Of the sub-stager interface‘ When spectively. Three exclusive-OR gates perform the fol- N= 16, then only even-numbered items are transferred. 
4 are transferred. When N=4, then only items 0, 8, 16, 30 =z3=z2=o. The flip network will 
lowing logic: a14=a4et2; at3=a3et,; and a12=a2eto. 
When N=8, then only items with numbers divisible by The 16 active input lines are those where z4 
the 16 sub-stager banks where b4=Q=a@t2, b3=a’3. and 24 are transferred. 
main stager is proportional to N. It is desired to main- the 128 
tain a sub-stager capacity of 16K bytes and a burst trans- mask lines via the write mask generator 94 of FIG. 13, 
fer rate of 160 metabytes/sec to and from the ARU 35 For o ~ U = p o + 2 p 1 + 4 p 2 5 7 ,  write-mask line U drives 
irrespective of N. the write-enable bits for the 16 sub-stager banks where 
Let z = ~ 0 + 2 z i + 4 ~ 2 + 8 z 3 +  16z4+3226 be the b4=/.~2, b 3 = ~ 1  and bz=po. During transfer repetition 
index of any line on the sub-stagedmain stager inter- T, only line u is enabled where p2=a4et2, 
face. If N= 16, then only 64 lines are active: those lines p1=a3etl and po=a2eto. This enables those 16 banks 
where Z2=0. If N=8, then only 32 lines are active, 40 fed by active input lines and disables writing in those 
those lines where z3=&=0. If N=4, then only 16 banks fed by inactive input lines. 
lines are active, those lines where Zq= Z3 = 22 =O. When the number of main-stager banks, N= 8, there 
are 32 active input lines. Each transfer is repeated four 
times with T=O, 1, 2, and 3, respectively. The t2 bit of 
The input sub-stager 24 feeds the main stager 26 inter- 45 T is always 0 so a’4=a always. During transfer repetl- 
face with 128 bits each 100 nanoseconds. If N =  16, then tion T, two write-mask lines are enabled, u and u + 4  
only half of these bits will actually be stored in the main where pz=o, p1 =a3 etl and po=a2@to. 
Stager, those bits on lines where &=0. After Sixteen When the number of main stager banks, N=  16, there 
100 nanosecond cycles, ail 64 bits of those main Stager are 64 active input lines and each transfer is repeated 
words will have been transferred. The sub-stager can 50 twice with T=O and 1, respectively. Bits t i  and t2 of^ 
then repeat the 16 cycles and route the other half of the are always 0. During repetition time T, we enable four 
data to the main stager. During the second set of 16 write mask lines: u, u+2,  u + 4 ,  and U+6; where 
cycles, the input sub-stager address parameters repeat p2=pI = O  and po=aZeto. 
the Same =Pence as the first set of 16 cycles of the 
same data items that are read. The main stager address 55 all 8 write-mask lines are enabled every time. 
parameters are modified so the second half of the data is 
stored in different main stager words. Sub-stager con- INPUT AND OUTPUT PORTS 
trol can easily repeat the sub-stager address parameters. As shown in FIG. 2, the staging memory 12 has an 
To route the second half of the data, each data line input port 22 and an output port 30. The input port 
where Z2= I must be routed to a line where Z2=0. This 61) receives data from the ARU 14, the host computer 18 
is easily accomplished by complementing the a2 control interface or from the PDMU 16 interface. It transmits 
input to the flip network. the data to the input sub-stager 24. As a secondary 
When N=8, the input sub-stager can repeat each function, the input port can transfer ARU data to the 
transfer four times, routing different data to the 32 ac- 128-bit-wide external output interface of the MPP. It 
tive output lines each time. The active output lines are 65 can perform this secondary function while host or 
those where Z=Z2=0. Routing is accomplished by PDMU data is being transferred to the input sub-stager. 
complementing the a2 flip control input during the sec- Data rates on the ARU port, the external output port 
ond transfer, complementing the a3 flip control input and the input sub-stager port can be as high as 160 
these lines to 
The transfer rate of the sub-stagers to and from the =a3@tl and b2=at2=a2@to. The write-enable inputs of 
banks 9o can be driven from 8 
INPUT SUB-STAGER 
When the number of main stager banks, N=32 then 
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megabytedsec. Data rates on the host and PDMU ports 
will normally be limited by the interfaces of these units. 
FIG. 16 is a block diagram of the input port 22. The 
components of the input port are described below. 
The output port 30 has the reverse role. It receives 
data from the output sub-stager 28. It transmits the data 
to the ARU, to the host computer interface or to the 
PDMU interface. As a secondary function the output 
port can transfer data from the 128-bit-wide external 
input interface of the MPP to the ARU. It can perform 
this secondary function while output sub-stager data is 
being transferred to the host or PDMU. Data rates on 
the ARU port, the external input port, and the output 
sub-stager port can be as high as 160 megabytes/second. 
FIG. 17 is a block diagram of the output port 30. The 
components of the output port are described below. 
INPUT PORT 
As shown in FIG. 16, the input port 22 comprises two 
perfect shuffle networks 96,98, a latch 100 and selection 
gates 102,104. 
PERFECT SHUFFLE A 
The perfect shuffle A network 96 accepts data from 
The third permutation is equivalent to the second 
permutation performed twice. One can read this on the 
flow diagram by following two arrows: one from an 
initial circle I to a circle J and then from circle J to a 
5 destination circle K. The fourth permutation is equiva- 
lent to the second permutation performed three times. 
One can read this on the flow diagram by following 
three arrows from an initial circle I to a destination 
circle K. The first permutation is the identity so that 
In FIG. 18, circles 0 and 15 have periods of one, 
circles 5 and 10 have periods of two and the other 12 
circles have periods of four. The period is the minimum 
number of arrows to be traversed to get back to the 
15 starting point. The implementation of the perfect shuffle 
A network 96 uses this fact. Input lines 1,2, 4, and 8 are 
fed to a four-place end-around shifter which shifts the 
data bits 0, 1, 2, or 3 places to perform the first, second, 
third or fourth permutations, respectively. The output 
20 of the shifter is connected to output lines 1, 2, 4, and 8. 
Similarly, other shifters handle the other lines with 
periods of four. Lines with periods of two are handled 
in swap circuits and lines with periods of one bypass the 
network. 
10 destination circle equals the initial circle. 
PERFECTSHUFFLEB 
25 one of the three sources shown on a 128-bit-wide bus, 
permutes the data in certain ways and presents the data 
to the perfect shuffle B network 98 on a 128-bit-wide 
bus* It uses two One Of four permu- 
tations. 
tion. For OSIS 127, the data bit on input line I is trans- 
ferred to output line I. 
The second permutation divides the input data into 
each group are Of a 
deck of 16 playing cards. The groups are then Packed 
together and sent Out to the perfect network 
98. For 051s  I5 and OSJS7,  the data bit on input line 
l6J+I is transferred to output line K where: 
The perfect shuffle B network 98 is like the perfect 
A network 96 except with a different grouping 
of the 128 lines into eight groups. Four groups contains 
30 the even-indexed lines and four groups contain the odd- 
3u, 325+2, 325+4 . . . , 321+30 and another group 
contains lines 325+1, 32J+3, 32J+5, . . . , 32J+31. 
FIG. 19 shows the flow diagram for the group with 
shuffle B network have similar diagrams Note that FIG. 
19 is like FIG. 18 with the index in each circle doubled. 
The perfect shuffle B network is implemented the same 
way as the perfect A network with an appropri- 
bits to 
The first permutation is the identity permuta- indexed lines. For 0s J s 3 ,  one group contains lines 
eight groups with 16 bits in each group. The bits within 35 lines 0,2,4, . . . , 30, The other groups of the perfect 
just like the riffle 
40 ate relabelling of the lines. 
K= 16J+21 for I=O,l, . , . ,7; and 
K= 16J+21- 15 for I=8,9, . . . , 15. INPUT DATA FLOW 
The third permutation is equivalent to performing the n e  interface ofthe host computer is 32-bits wide and 
w ~ n d  Permutation two times. For OzIs 15 and has a maximum burst rate of approximately 8 megabytes 
OSJS7,  the data.bit on the input line 165+I is trans- 45 per second. The clock rate on the path in the input port 
ferred to output line K where: can be as high as 10 megahertz for a rate up to 40 mega- 
K= 16J+4I for 1=0,1,2,3; bytes per second. 
K= 16J+41- 15 for I=4,5,6,7; The 32 interface bits of the host feed 72 lines on the 
K=165+41-30 for 1=8,9,10,11; and input to the perfect shuffle A network 96. Some bits fed 
K=165+41-45 for 1=12,13,14,15. 50 more than one line. Let 0 5 1 5 3 .  Interface bits 81 and 
81+ 1 feed lines 321 and 321+1, respectively. Bit 81+2 
feeds lines 321+2 and 321+8. Bit 81+3 feeds lines 
321 + 3 and 321 + 9. Bit 81 + 4 feeds lines 321 + 4 and 
32I+ 16. Bit 81+5 feeds lines 32I+5 and 32I+ 17. Bit 
55 81 +6 feeds lines 321 + 6,32I+ 12,321 + 18 and 321 + 24. 
K = 165 + I/2 for even I; and Bit 81+7 feeds lines 321+7, 321+13, 321+19 and 
K= l6J+(I+ 15)/2 for odd I. 321 + 25. 
FIG. 18 is a flow diagram of the perfect shuffle A The interface data bits flow through the perfect shuf- 
permutations. It only considers the first group of 16 fle networks %,98 and then to the input sub-stager 24. 
lines; the other groups have similar diagrams Each of 60 The input sub-stager only stores 32-bits each cycle. The 
the 16 lines in the group has a circle in the diagram same write-mask generator circuitry that the output 
containing its index. sub-stager uses when it reads a main stager with only 8 
To read the diagram, consider any input line I for banks is used. For OSIS7,  the input sub-stager stores 
OSIS15 and find the circle containing I. Follow the the bits on lines 161, 161+1, 161+2, and 16I+3 of its 
arrow leaving circle I and call its destination circle K. K 65 input interface. 
may or may not equal I. When the second permutation The control input to the perfect shuffles is put into 
is performed in the perfect shuffle A network, the data one of six states so the host interface data can be per- 
bit on input line I is transferred to output line K. muted one of six ways. The permutations rearrange the 
The fourth Permutation is equivalent in performing the 
second permutation three times. It is also the inverse of 
the second permutation. For 0s I S  15 and 0 7, the 
data bit on input line 16J+I is transferred in output line 
K where: 
J 
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bits within each 8-bit byte of the data. No rearrange- 
ment between bytes occurs. Table IV shows the six 
possible rearrangements of the 8 bits within a typical 
byte and the perfect shuffle permutations used to ac- 
complish each rearrangement. 
PDMU INTERFACE 
The interface of the PDMU is 16 bits wide. The clock 
rate on the interface path in the input port can be as high 
as 10 megahertz for a rate of 20 megabytes per second 
and much faster than the interface itself. 
The interface path of the PDMU follows the path of 
the host most of the way. For 0515 15, PDMU inter- 
face bit I replaces bit 21 in the host interface path. Odd- 
numbered bits in the host interface path are not used. 
The write mask generator in the input sub-stager 
allows only 16-bits to be stored each cycle. It operates 
like the write mask generator in the output sub-stager 
for a 4-bank main stager. For 051 S 3, lines 321,321 + 1, 
321 + 2 and 321 + 3  are accessed from the input port. 
Two permutations of bits within each PDMU inter- 
face byte are possible. Selecting the fourth permutation 
in perfect shuffle A and the second permutation in per- 
fect shuffle B transfers the bytes with no permutation. 
Selecting the third permutations in both perfect shuffles 
permutes the bits within each PDMU interface byte 
from (01234567) to (02134657). 
OUTPUT PORT 
As shown in FIG. 17, the outupt port comprises two 
perfect shume networks A and B 106,108, inclusive-OR 
logic 110, selection logic 112, and two queues 114,116. 
The queues 112,114 temporarily hold a number of 
128-bit wide columns of data. They are used to synchro- 
nize data transmissions with clocks. Columns of data are 
accepted according to an input clock and transferred 
out according to an output clock. Their presence allows 
the data columns to be transmited at a 10 megahertz rate 
from cabinet to cabinet. 
HOST OUTPUT DATA FLOW 
Thirty-two of the 128 bits in the main path are trans- 
ferred to the host interface each cycle. The clock rate 
20 
PDMU OUTPUT DATA FLOW 
The interface of the PDMU is 16 bits wide. The clock 
rate in the output port can be as high as 10 megahertz 
5 for a rate of 20 megabytes per second, much faster than 
the interface itself. 
The interface path follows the host output interface 
path through the perfect shuffles and the inclusive-OR 
logic. The even-numbered bits on the host output are 
10 fed to the PDMU interface. For 051s 15, PDMU in- 
terface line I is fed from line 21 of the host output. 
Two permutations of bits within each PDMU inter- 
face byte are possible. Selecting the fourth permutation 
in perfect shuffle B and the second permutation in per- 
15 fect shuffle A does not rearrange the bits within each 
byte. Selecting the third permutations in both perfect 
shuffles rearranges the bits within each PDMU inter- 
face byte from (01234567) to (02134657). 
CONTROL 
Control of the staging memory is distributed across 
four sub-control units as shown in FIG. 20. Sub-cntrol 
unit I manages the flow of data from the input port 22 to 
the input sub-stager 24. Every 100 nanoseconds (in 
25 synchronism with the movement of a 128-bit wide col- 
umn of data from the input port to the input sub-stager) 
sub-control unit I generates the input address parame- 
ters and input flip control so the column of data is writ- 
ten into the appropriate places of the input sub-stager. 
Sub-control unit I1 manages the flow of data from the 
input sub-stager 24 to the main stager 26. Every 100 
nanoseconds it fetches a column of data from the input 
sub-stager and controls the assembly of 16 columns into 
32 main stager words which it writes into the main 
Sub-control unit 111 fetches 32 main stager words 
every 1600 nanoseconds and controls their disassembly 
into 16 columns which it stores in the output sub-stager 
28. 
Sub-control unit IV fetches columns of data from the 
output sub-stager for transmitting to the output port 30. 
The distribution of control separates the input port 
from the output port so one port could be moving data 
for one array while the other is operating on a totally 
20 
30 
35 stager. 
40 
Can be as high as 10 megahertz for a 40 megabyte/- 45 different array. It also allows double-buffering in the 
second transfer rate. The flow of output data to the host sub-stagers for the smooth flow of data at up to 160 
is almost the exact reverse of the flow of input data megabytes/second. Another advantage of this control 
described above. distribution is that it makes the sub-control units almost 
Gating on the input to perfect shuffle B 108 allows identical. One design suffices for all four sub-control 
only 32 output sub-stager bits to pass through each 50 units. 
cycle. Zeros are substituted for the other 96-bits. For The dotted lines in FIG. 20 show the synchronization 
OSIS7, bits on lines 161,16I+1,161+2, and 16I+3 are between sub-control units. Units XI and 111 use alternate 
allowed to pass into perfect shuffle B. 800-nanosecond cycles of the main address generator. 
The perfect shuffle networks 106,108 are controlled Units I and I1 use alternate 50-nanosecond cycles of the 
to rearrange the 8-bits within each byte one of six ways. 55 input sub-stager. Units 111 and IV share the output sub- 
Table V shows the rearrangements along with the per- stager similarly. 
fect shuffle permutations. 
The inclusive-OR logic 110 combines the bits on 72 
lines to form the 32-bits for the host interface. Let Sub-control units I1 and I11 share control of the main 
O i I S 3 .  Interface line 8I+2 is the inclusive-OR of bits 60 stager 26. Sub-control unit I1 supplies the control to 
321+2 and 321+8. Interface line 8I+3 is the inclusive- manage the writing of data into the main stager and 
OR of bits 321 +3  and 321+9. Interface line 8I+4 is the sub-control unit I11 supplies the control to manage the 
inclusive-OR of bits 321+4 and 321+16. Interface line reading of data from the main stager. FIG. 3 shows the 
81+5 is the inclusive-OR of bits 321+5 and 321+17. control lines. Sub-control unit I1 controls the input 
Interface line 81+6 is the inclusive-OR of bits 321+6, 65 permutation network 24 and sub-control unit 1x1 con- 
32I+ 12,321 + 18 and 321 + 24. Interface line 81 +7 is the trols the output permutation network 30. The two sub- 
inclusive-OR of bits 321+7, 321=13, 32I+ 19 and control units share the main address main generator 36 
321 + 25. using alternate 800 nanosecond cycles. 
MAIN STAGER CONTROL LINES 
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TRANSFER COUNTERS There are six address parameters fed to the main address generator labelled A, B, , D, E, and F, respec- 
tively. Each parameter is 32 bits long and contains a Each sub-control unit has a counter to count the 
23-bit field to generate the bank addresses and a 9-bit transfers of columns of data. The counter is used to 
field to generate the enable bits for the banks; the bits 5 generte address parameters for the sub-stager and/or 
enable writing in the input case and error-checking in main stager. To simplify the generation of address pa- 
the output case. The six address parameters have been rameters for any size or shape array the transfer counter 
described above in more detail. Each parameter is trans- is prorammable. 
mitted on a 4-bit-wide bus clocked every 100 nanosec- For example, when moving a LANDSAT-C image 
onds. Eight clocks are required to transmit the 32-bit lo each column of data may contain 4 pixels with 4 bands 
parameter. Each parameter is transmitted serially least- per 8 bits per band. one image line contains 
significant end first. 3240 pixels and requires 810 columns. The image con- 
Of a permutation network 38 as tains 2340 lines. In this case, the transfer counter should 
counts columns and has 810 states; it keeps track of modulo 32 (W=O) or E=8B+16 modulo 32 (W=1); a 
5-bit shift code (x) to specify the amount of the shift in which pixels of a line are being moved. The other sub- 
counter has 2340 states and keeps track of the line num- stage 3 of the permutation network; and a 3-bit expo- nent (y) and a 1-bit exponent (2 )  to specify the multipli- ber; it is bumped (incremented or decremented) when- cative factor in stage 2 (the multiplicative factor is 2o 
equivalent to (3)y(- 1y modulo 32). These ten control ever the first sub-counter counts through all 810 of its 
bits are transmitted on a ten-bit-wide bus to the permu- stages. 
Another example may be the mosaicking of a LAND- tation network. 
signal (v) to control the swap circuits on the main stager 25 array is 117 lines X 120 pixels SO the mosaic is 20 X 27 
above required: One bit (w) to specify whether 15 be divided into two sub-counters. One sub-counter 
Sub-control unit 111 also generates a l-bit control 
bank 32. Of the four data bits from each bank being 
moved at one time, the middle two bits may swapped 
SAT-C image from sub-arrays in the ARU- Each sub- 
sub-arrays. T O  read the data from the ARU requires five 
sub-counters. The first sub-counter COUntS pixels in a 
or not. sub-array and has 120 states; it is bumped for each ARU 
column moved. The second sub-counter counts bits of a 
SUB-STAGER CONTROL LINES 30 pixel and has 8 states; it is bumped for each ARU bit- 
Sub-control units I and I1 share control of the input plane (once for each overflow of the first sub-counter). 
sub-stager 24 and sub-control units 111 and IV share The third sub-counter counts spectral bands and has 4 
control of the output sub-stager 28. The subcontrol states; it is bumped for each overflow of the second 
units use alternate 50 nanosecond sub-stager cycles. sub-counter. The fourth sub-counter has 27 states and 
Sub-control units I and 111 use the input cycles of their 35 counts the sub-arrays across the image; it is bumped for 
respective sub-stagers and units 11 and IV use the output each overflow of the third sub-counter. The fifth sub- 
cycles of their respective sub-stagers. FIG. 13 shows counter has 20 states and is bumped once for each over- 
the control lines for a sub-stager. flow of the fourth sub-counter. 
As discussed above with respect to FIGS. 13 and 14, These examples illustrate the need for a programma- 
three address Parameters p* M* and A feed the sub- ble transfer counter; a counter that can be sliced arbi- 
stager address generator. Parameter p is the 3-bit Page trarily into sub-counters with an arbitrary number of 
address, parameter M is the 7-bit access mode, and states in each sub-counter. 
parameter A is the 7-bit local address. The three address Each sub-control unit has a 24-bit transfer counter 
parameters are transmitted in parallel on a 17-bit-wide 45 that can be sliced arbitrarily into sub-counters. If a sub- 
counter has N states, then it uses m bits where bus. 
trol parameter, F. It is transmitted on a 7-bit-wide bus. an initial State of N- toward o. Every time it reaches 
sub-stager uses it when the main stager has less than 32 5o decremented, 
banks. The input sub-stager uses it when the input port 
is reading host data or PDMU data. A 4-bit-wide bus 
controls the write-mask generator. 
INPUT AND OUTPUT PORT CONTROL LINES 
The flip network 86 is by a 7-bit flip con- 2m- I <Ns2m. An N-state counter will decrement from 
Each sub-stager has a write-mask generator* The Output 0 it is re-initialized to N- 1 and the next sub-counter is 
A transfer counter has the block diagram of FIG. 21. 
A 24-bit register 118 holds the states of all sub-counters. 
For each column of data being transferred by the sub- 
control unit an addend from the memory 120 is added to 
perfect shuffle networks 55  the register via the adder 120. The addend is selected 
and 17. Each perfect shuffle network requires a 2-bit register as determined at 124. If all register bits equal 0, 
control parameter to select one of its four permutations. then a 25th addend is selected. 
Four control bits control the two networks of the input 60 The transfer counter is Programmed by loading the 
port and another four control the two networks of the memory 120 with the appropriate addends. N ~ m b e r  the 
output port. These bits are transmitted Over four-bit- sub-counters with 0 being the number of the fastest- 
wide busses. changing counter. Let sub-counter i have N, states and 
Each port also has control bits to select the various let m, be the least integer such that 2miZNI. The trans- 
data paths in the port. Sub-stager data can be steered to 65 fer counter register positions are numbered from right 
or from 3 places (ARU, host, or PDMU) and the path to to left with 0 as the right-most position and 23 as the 
or from the external interfaces can be enabled or not. left-most position. Sub-counter i will occupy positions 
Three control bits select the paths. p, through p,+m,-1 where po=O and 
Each 22,30 has 
%,98,106,108 requiring control, shown in FIGS. 16 depending on the position of the right-most one in the 
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If the right-most one in the register is in position k, then 
addend k is selected from memory. If all register bits are 
0, then addend 24 is selected. 
Addends 0 through m,- 1 each equal - 1. For i>O 
addends pi through pj=mi- 1 each equal: 
Addend 24 equals: 
I VyN, - I )  
i=O 
If the register reaches the all-zero state then addend 24 
is added to it. This sets each sub-counter i to the Nj-1 
state. 
As long as sub-counter 0 is not in the zero state, the 
position of the right-most one in the register is less than 
m,. Addends equal to - 1  are added to the register 
decrementing sub-counter 0 and leaving the other sub- 
counters alone. 
Whenever sub-counter 0 reaches the zero state and 
sub-counter 1 is not in the 0 state then the position of the 
right-most one in the register is from pi through 
pl+ml-l. Anaddendequal to -2pl+No-l isadded 
to the register putting sub-counter 0 back into the No- 1 
state and subtracting 1 from sub-counter 1. 
In general, if sub-counters 0 through i-1 are all in their 
zero states and sub-counter i is not in its zero-state, the 
position of the right-most one in the regster is from pi 
through pi+mi-l. An addend equal to 
is added to the register decrementing sub-counter i by 1 
and putting N,- 1 into sub-counter j for all j <i. Thus, 
sub-counter 0 counts transfers through its No states. 
Sub-counter 1 counts each time sub-counter 0 reaches 
zero and counts through NI states, etc. 
SUB-STAGER CONTROL 
Each sub-control unit feeds a sub-stager with address 
parameters and flip control bits. Units I and 111 also feed 
write-mask control bits. The 7-bit access mode parame- 
ter, M, is a constant while a given file of data is being 
moved. It comes from a 7-bit register in the sub-control 
unit which is initialized when a file is opened. The other 
control lines are dynamic while a file is being moved. 
They are derived from the low-order (fastest changing) 
13 bits of the transfer counter as just discussed above. 
As shown in FIG. 22, a 13-bit bias constant is first 
added to the low-order transfer counter bits in adder 
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126. Then some of the bits in the 13-bit sum are comple- 60 
mented and the sum is permuted one of (130 ways at 
128. As discussed above, three of the permuted bits 
form the page address, (P). Another seven of the per- 
muted bits form the local address,(A). The remaining 
three permuted bits form the repetition index, (T). The 65 
local address (A), the repetition index (T), and a 7-bit 
mirror constant are combined with exclusive-OR logic 
130 to form the 7-bit flip control. Three of the flip con- 
trol bits are used to generate the write-mask control 132 
in sub-control units I and 111. 
BIAS ADDITION 
The bias constant adds to the transfer counter bits. As 
described earlier, every sub-counter i of the transfer 
counter is a decrementing counter that counts down 
from Ni- 1 to zero. In some cases, it may be desired to 
add a bias, Bj, to the sub-counter state so it counts down 
from Nj- 1 +Bj to Bi. The bias constant adds the appro- 
priate biases to every sub-counter in the low-order bits 
of the transfer counter before they are used to form the 
sub-stager control bits. 
An example where a bias is required is shown in FIG. 
12. Each main stager word holds one bit of 64 succes- 
sive pixels in one image line. A 128-line x 128-pixel 
bit-plane is fed to the ARU 14. In general, the bit-plane 
may not start on a word boundary so the 128 pixels in 
one line are found in three different main stager words. 
The output sub-stager reads a 128-hex  192-pixel bit- 
plane from the main stager. Each pixel has an 8-bit 
sub-stager address running from 0 to 191. To send the 
bit-plane to the ARU it is necessary to create 128 pixel 
addresses starting at some point 127+p and counting 
from 127 down to 0 and add p using the bias constant. 
COMPLEMENTATION 
Selected bits of the 13-bit biased transfer counter state 
may be complemented. This is useful for reversing the 
order in which data bits are accessed. For instance, in 
the example directly above, the 8-bit pixel can be com- 
plemented so instead of accessing pixels in decreasing 
order, access will be made in increasing order. This will 
have the effect of inverting the ARU bit-plane east to 
west. Implementation of the complementation opera- 
tion will be discussed later. 
PERMUTATION 
Depending on the layout of sub-arrays in sub-stager 
storage, it may be desired that the page address change 
fastest, the local address change fastest, or the repetition 
index change fastest. In the transfer counter the lowest- 
order bit changes fastest, followed by its neighbor, etc. 
Permuting allows the steering of each of the 13 low- 
order transfer counter bits to the appropriate place. 
Any of the 6,227,020,800 (13!) permutations are possi- 
ble. Implementation of the permutation operation will 
be discussed below. 
FLIP CONTROL GENERATION 
As described above, the flip control bits are the bits of 
the local address A modified by the repetition index T. 
For OSiS6, let fibe a flip-control bit and aibe a local 
address bit. For OSiS2, let ti be a repetition-index bit. 
Then, f;=ai for i=O,a,5,6; and f;=a;@t;.2 for i=2,3,4. 
Sub-stager control also modifies the flip-control bits 
with a +bit mirror constant. The mirror-constant bits 
are labeled 96, q5, ql and qo, respectively. The following 
logic is performed: f;=a;@q;for i=0,1,5,6; and f;=ai@ 
ti-2 for i = 2,3,4. Note that the bits of the repetition index 
can be complemented if desired, as earlier discussed, so 
any or all of the flip-control bits can be complemented 
if desired. 
If all flip-control bits are complemented the sub- 
stager flip network inverts the 128-bit data column end- 
for-end as though it was being seen in mirror. 
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If the data column goes to the ARU it is inverted 
north to south. Thus, an ARU bit-plane can be inverted 
north to south by the mirror operation and/or inverted 
east to west by complementing the access order. 
Complementing some of the flip control bits makes 
the flip network do other useful permutations. Assume 
a 128-bit data column with 16 eight-bit bytes. Comple- 
menting f2, f1, and fohas the effect of inverting the order 
of bits within each byte, leaving the byte order fixed. 
Complementing f6, fs, f4, and f3 has the effect of invert- 
ing the order of bytes within the column, leaving the bit 
order within bytes fixed. 
WRITE-MASK CONTROL 
The output sub-stager has a write-mask generator 94 
to handle the case where the main stager has less than 32 
banks. The input sub-stager also has a write-mask gener- 
ator to handle the host or PDMU data. The mask gener- 
ators are identical and controlled by identical circuitry 
in sub-control units I and 111. 
Flip control bits f2, f3, and f4 are used to control the 
masks. Also, there is a width constant to specify the 
width of the data columns being written into the sub- 
stager. In the output sub-stager (sub-control unit 111). 
the width is 4N where N is the number of main stager 
banks; the width is 16,32,64 or 128 bits. In the input 
sub-stager (sub-control unit I) the width is 16 bits for 
PDMU data, 32 bits for host data or 128 bits for ARU 
data. 
As discussed earlier, there are eight write-mask lines. 
For OSU=~+2,r+4,zS7,  write-mask line U enables 
writing to 16 sub-stager banks, namely banks 32I+- 
4U+J for OS163 and 0 5 5 5 3 .  
If the width is 128 bits, all eight mask lines are en- 
abled continually. If the width is 64 bits, then the even- 
numbered mask lines are enabled when f2=0 and the 
odd-numbered mask lines are enabled when f2 = 1. If the 
width is 32 bits then mask lines 2f3+f2 and 4+2f3+f2 
are enabled. If the width is 16 bits then mask line 
4f4+ 2f3 + f2 is enabled. 
COMPLEMENTER AND PERMUTER 
Earlier, the complementation and permutation opera- 
tions were discussed. Because there are 6,227,020,800 
permutations of 13 bits, an economical means of select- 
ing any permutation is needed. Since this circuitry will 
also selectively complement any or all 13 bits, the com- 
plementation operation is included as well. 
The complementer and permuter 128 receives the 
13-bit biased transfer count from the sub-stager control 
adder 126 as shown in FIG. 22. As shown in FIG. 23, 
the biased transfer count feeds a delay register 134 and 
one set of inputs to 13 exclusive-OR gates 135 along 
with the output of the delay register. This has the effect 
of comparing the current count with the previous count 
and marking where bits are changed: an exclusive-OR 
output line will equal 1 if, and only if, the corresponding 
bit in the biased transfer count has changed between the 
previous and current counts. 
A resolver finds the position of the left-most one in 
the exclusive-OR outputs as at 138. This is also the 
position of the left-most change in the biased transfer 
count. Let k be the position of the left-most change. It 
is within some sub-stager. Since sub-counter i changes 
only if all lower-order sub-counters are being re-initial- 
ized, the changes can be determined in the lower-order 
sub-counters. Since k is the left-most change, no higher 
order sub-counter is changing so sub-counter i is being 
decremented. This means that bit k is changing from 1 
to 0 and all lower-order bits in sub-counter i are chang- 
ing from 0 to 1. Thus, knowing k advises exactly what 
changes are occurring in the biased transfer count. 
The analysis in the previous paragraph assumed that 
no high-order sub-counter in the 24-bit transfer count 
was changing, only sub-counters within the lower- 
order 13 bits. If a high-order sub-counter is changing, 
all sub-counters in the low-order 13 bits are being re-ini- 
lo  tialized. It can be determined when this occurs from the 
resolver output of the 24-bit transfer counter 124 of 
FIG. 21. If the resolver output is 13 or more, a high- 
order sub-counter is changing, otherwise just low-order 
,5 sub-counters are changing. Note that the resolver out- 
put with a one-cycle delay is considered because it is 
determining the next change in the transfer counter. 
The addend selection circuit 140 of FIG. 23 selects 
the transfer counter resolver output if it is 13 or more, 
20 otherwise it selects the position of the left-most change 
in the biased transfer count. Its output is used to address 
a memory 142 of addends. 
Permutations are programmed by loading the mem- 
ory with permuted addends. The permuted addends are 
25 added at 144 to a 13-bit register 146 which holds the 
permuted biased transfer count. Complementations are 
programmed by modifying appropriate bits of certain 
addends. 
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Sub-control units I1 and 111 control the main stager as 
well as a sub-stager. Main-address parameter A is dy- 
namic, while B through Fare  static, while a given array 
of data is being moved in or out of the stager. Parame- 
35 ters B through F are stored in a memory in the sub-con- 
trol unit arranged so that they can be transmitted to the 
main-address generator, 4 bits each clock cycle for 8 
The permutation networks in the main stager are 
controlled by w, x, y, and z. Control bit w depends on 
whether E=8B modulo 32 or E d B +  16 modulo 32. 
Since B and E are static, w is also static. Control signal 
x is equal to the right-most 5 bits of address parameter A 
45 and is dynamic. Control signals y and z are related to B 
and are static. 
The swap circuits in the main stager banks are con- 
trolled by a static signal, v. Thus, only A and x are 
dynamic. All other signals can be generated from static 
50 registers and memories loaded before a given array is 
moved. 
Parameters A and x are derived from the resolver 
output of the transfer counter of FIG. 21. The resolver 
output selects an addend in a 25-word by 32-bit memory 
55 148 as shown in FIG. 24. The 32-bit addend is added as 
at 150 to a 32-bit register 152 holding address parameter 
A. Parameter x is simply the low-order 5 bits of A. 
Main stager control is programmed by loading the 
memory with appropriate addends. The transfer 
60 counter comprises a number of sub-counters. Sub-coun- 
ter i has Ni states and counts from N,- 1 to 0. Let S, be 
the state of sub-counter at some time. Parameter A is a 
linear combination of the sub-counter states plus a base 
address: 
cycles. 
65 
A = BASE +- ,I T, , S, 
r=O 
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where BASE is the base address of the array in the main 
stager and T, is the coefficient for the state of sub-coun- 
ter i. 
Note that there are 16 sub-stager cycles for each main 
stager cycle. A main stager word is split into 16 four-bit 
sections and moved a section at a time in or out of the 
sub-stager. The transfer counter counts sub-stager cy- 
cles. The lowest-order sub-counter (sub-counter 0) has 
16 states (No=16) so that it counts through the sub- 
stager cycles for each main stager. Sub-counter 1 is 
determined once for each main stager cycle. The coefti- 
cient of So is zero (To=O). 
Note that each resolver state selects an addend for the 
transfer counter, FIG. 21, and an addend for parameter 
A, FIG. 24. The addend for the transfer counter 
changes the subcounter states in a predictble way and 
using the equation for A, one can predict the corre- 
sponding change in A. These changes are stored in this 
memory of main stager control. 
INPUT AND OUTPUT PORT CONTROL 
The path selection and perfect shuMe control lines 
for the input and output ports are all static for a given 
array transfer. They come from static registers loaded 
when an array transfer starts. 
Thus it can be seen that the objects of the invention 
have been satisfied by the structure and technique pres- 
ented hereinbove. While in accordance with the patent 
statutes only the best mode and preferred embodiment 
of the invention has been presented and described in 
detail, it is to be understood that the invention is not 
limited thereto or thereby. Accordingly, for an appre- 
ciation of the true scope and breadth of the invention 
reference should be had to the appended claims. 
TABLE I 
POWERS O F  3 MODULO 32 AND THEIR NEGATIVES 
Y (3YUODULO 32 -(3)yMODULO 32 
0 I 31 
1 3 29 
2 9 23 
3 27 5 
4 i7 1s 
5 19 13 
6 25 7 
7 I 1  21 
TABLE I1 
ECC CODE 
DATA ECCCODE DATA ECCCODE 
BIT (CntoC7) BIT ICntoC.rl 
28 
TABLE 11-continued 
ECC CODE 
DATA ECCCODE DATA ECCCODE 
BIT (Coto C7) BIT (Coto CT) 
21 - x- xx- xx 53 xx-x--xx 
22 - x- xxx- x 54 xx-x-x-x 
23 - x- xxxx- 55 xx-x-xx- 
24 - xx- - xxx 56 XXX-XXXX 
25 - xx- x- xx 57 xxx---xx 
10 26 - xx- xx- x 58 XXX--X-X 
27 - xx- xxx- 59 xxx--xx- 
28 - xxxxxxx 60 xxxx-xxx 
29 - xxx- - xx 61 XXXXX-XX 
30 - xxx- x- x 62 XXXXXX-X 
31 - xxx- xx- 63 XXXXXXX- 
5 
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TABLE I11 
CERTAIN SUB-STAGER ACCESS MODES 
Access Mode (M) Selected Selected 
20 Decimal Binary Rows Columns 
One column 0 000MX)O All rows 
I OOOOOOI Every other row 2 adjacent columns 
3 OOOOO1 I Every 4th row 4 adjacent columns 
7 oooO11 I Every 8th row 8 adjacent columns 
25 Oaoll I I Every 16th row 16 adjacent columns 
001 1 I 1  I Every 32nd row 32 adjacent columns 
63 01 I 1  1 I I Every 64th row 64 adjacent columns 
127 1111111 One row 
126 1111110 2 adjacent rows Every other column 
124 1111 100 4 adjacent rows Every 8th column 
30 ;: 1 I1  loo0 8 adjacent rows Every 8th column 
All columns 
111ooM) 16 adjacent rows Every 16th column 
96 I IOOOOO 32 adjacent rows Every 32nd column 
64 IOODOOO 64 adiacent rows Everv 64th column 
35 TABLE IV 
REARRANGEMENT O F  BITS WITHIN A 
HOST INTERFACE INPUT BYTE 
PERMUTATION IN 
PERFECT SHUFFLE OUTPUT BIT 
M A  B 0 1 2  3 4 5 6  7 
FIRST FIRST 0 1 2 3 4 5 6 7 
FIRST SECOND 0 1 4 5 2 3 6 7 
THIRD FOURTH 0 4 1 5 2 6 3 7 
SECOND FIRST 0 2 I 3 4 6 5 7 
FOURTH SECOND 0 2 4 6 I 3 5 7 
45 THIRD THIRD 0 4 2 6 I 5 3 7 
~ ~~~~ 
32 X---XXXX 
33 x-----xx 
34 x----x-x 
35 x----xx- 
36 X--X-XXX 
37 x--xx-xx 
38 X--XXX-X 
39 x--xxxx- 
40 x-x--xxx 
41 X-X-X-XX 
42 X-X-XX-X 
43 x-x-xxx- 
44 x-xxxxxx 
45 x- xx--xx 
46 X-XX-X-X 
15 - - xxxxx- 47 x-xx-xx- 
16 - x- - xxxx 48 XX---XXX 65 a processing array unit; 
an array control unit interconnected among said host 17 - x- - - - xx 49 xx--x-xx I8 - x- - - x- x 50 xx--xx-x 
19 - x- - - xx- 51 XX--XXX- computer, program and data management unit, and 
20 - x- x- xxx 52 XX-XXXXX processing array unit; and 
TABLE V 
REARRANGEMENT OF BITS WITHIN A 
50 HOST INTERFACE OUTPUT BYTE 
PERMUTATION 
PERFECT SHUFFLE OUTPUT BIT 
B A 0 1 2  3 4 5 6  7 
FIRST FIRST 0 I 2 3 4 5 6 7 
55 FOURTH FIRST 0 1 4 5 2 3 6 7 
FOURTH SECOND 0 4 I 5 2 6 3 7 
FIRST FOURTH 0 2 1 3 4 6 5 7 
SECOND THIRD 0 2 4 6 I 3 5 7 
THIRD THIRD 0 4 2 6 I 5 3 7 
60 
What is claimed is: 
1. A computer organization, comprising: 
a host computer; 
a program and data management unit; 
29 
4,727,474 
30 
a staging memory interconnected between said host 
computer, program and data management unit, and 
processing array unit, said staging memory com- 
input means connected to said host computer, pro- 
gram and data management unit, and said process- 
ing array unit for receiving data therefrom; 
output means connected to said host computer, pro- ,o 
gram and data management unit, and said process- 
ing array unit for passing data thereto; and 
a main stager interposed between said input and out- 
put means for receiving and maintaining large vol- 
umes of data therein, said main stager including a 
plurality of memory banks for receiving and main- 
taining data, said banks receiving and transferring 
data in parallel, said memory banks being con- 
nected in parallel to addressing means for accessing 2o 
storage locations in said memory banks and 
wherein a memory bank L stores words whose 
addresses are congruent to L modulo the number 
of memory banks. 25 
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2. The computer organization according to claim 1 
wherein said plurality of memory banks is a number 
evenly divisible by four. 
3. The computer organization according to claim 1 
wherein said addressing means includes a code generat- 
ing means for mutually exclusively accessing a word in 
each of said memory banks. 
4. The computer organization according to claim 3 
wherein said main stager further includes an input per- 
mutation network and an output permutation network 
respectively connected to said input and said output 
means, said input permutation network routing input 
data words to the memory banks containing a corre- 
sponding word address, and said output permutation 
network routing output data words from said memory 
banks to said output means. 
5. The computer organization according to claim 4 
wherein said input means includes an input port for 
shuffling input data prior to passage of said data to said 
input permutation network. 
6. The computer organization according to claim 5 
wherein said output means includes an output port for 
shuffling output data prior to passage of said data to said 
output permutation network. * * * * *  
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